Tsmc Standard Cell Naming Convention 🎯

| Field | Example codes | |--------------|----------------------------------------| | Function | INV, NAND2, DFFR, AOI21 | | Drive | X0.5, X1, X2, X4, X8, X16 | | Vt | LVT, RVT, HVT, ULVT, ELVT | | Physical | _D, _P, _F, _CK, _ISO, _LS | | Track height | 6T, 7.5T, 9T (node dependent) |

<Base Function> <Drive Strength> <Threshold Voltage> <Physical Variant> <Metal/Pitch Variant> Or more concretely: tsmc standard cell naming convention

| Code | Vt type | Speed | Leakage | |-------|----------------|-------|---------| | LVT | Low Vt | Fast | High | | RVT | Regular Vt | Medium| Medium | | HVT | High Vt | Slow | Low | | ULVT | Ultra-low Vt | Fastest| Highest | | ELVT | Extreme low Vt | (deprecated in some nodes) | | AOI21 | | Drive | X0.5

End of Paper

Older nodes (e.g., 180nm, 130nm) may use SVT (Standard Vt) instead of RVT. 3.4 Physical Variant Modifiers These indicate special layout arrangements. X16 | | Vt | LVT